

(1) 日本国特許庁 (JP) (12) 公開特許公報 (A) (11) 特許出願公開番号

特開平10-149760

(43) 公開日 平成10年(1998) 6月2日

(51) InCl_4	機器記号	P ¹	H01J 1/30	F
			9/02	A B

審査請求 未請求 請求項の範囲 O.I. (全 18 頁)

(21) 出願番号	特願平9-248698	(71) 出願人	000003078
(22) 川崎日	平成9年(1997)9月12日	株式会社東芝	

(72) 発明者 中木 正幸

神奈川県川崎市幸区小向東芝町1番地 株

(74) 代理人 特理工 岩江 武雄 (外 6 名)


(31) 優先権主張番号 特願平9-248440
(32) 優先日 平8(1996)9月18日
(33) 優先権主張国 日本 (JP)

(34) 優先権主張番号 平8(1996)9月18日

【発明の範囲】電界放出型冷蔵装置、その凍結方法及び真空マイクロ装置

(54) 【要約】電界放出特性がより一層且つ低温性能が可能なことを特徴とする電界放出型冷蔵装置を提供する。

【解決手段】電界放出型冷蔵装置は、支持基板12と、支持基板12上に配設された電子を放出するための加熱エミッタ14とを有する。エミッタ14の先端部は、基本的に成膜した薄膜の通なりから構成される複数のカーボンチャーブ16から形成される。金カーボンチャーブ16の70%以上は3.0 nm以下の直径を有する。エミッタ14を形成するカーボンチャーブ16の底面に対する高さの比を表すアスペクト比は、3以上で1×1.0°以下で、屈ましくは、3以上で1×1.0°以下に設定される。カーボンチャーブ16における放熱の6倍数の周期は、0.426 nmまたは0.738 nmの倍数である。



【特許請求の範囲】

【請求項1】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、と共に備え、前記エミッタがフラーインまたはカーボンナノチューブを具備することを特徴とする電界放出型冷蔵装置。

【請求項2】 前記エミッタが複数のフラーインまたはカーボンナノチューブを具備することを特徴とする請求項1に記載の電界放出型冷蔵装置。

【請求項3】 前記支持部材上に配設されたカソード配線端子を具備し、前記エミッタが前記カソード配線端子上に配置されることを特徴とする請求項1または2に記載の電界放出型冷蔵装置。

【請求項4】 前記カソード配線端子Mn、Ta、W、Cr、Ni、Cよりなる群から選択された材料から基本的に形成されることを特徴とする請求項3に記載の電界放出型冷蔵装置。

【請求項5】 前記支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする真空マイクロ装置。

【請求項6】 前記フラーインまたはカーボンナノチューブが部分的に前記導電性凸部がMo、Ta、W、Cr、Ni、S、LaB₆、AlN、GaN、グラファイト、ダイヤモンドからなる群から選択された材料から基本的に形成されることを特徴とする請求項15に記載の電界放出型冷蔵装置。

【請求項7】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする真空マイクロ装置。

【請求項8】 前記支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項17に記載の真空マイクロ装置。

【請求項9】 前記支持部材が合成樹脂から基本的に形成することを特徴とする請求項1乃至8のいずれかに記載の電界放出型冷蔵装置。

【請求項10】 前記支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項11に記載の真空マイクロ装置。

【請求項11】 前記カーボンナノチューブの直徑が3.0 nm以下であることを特徴とする請求項1乃至10のいずれかに記載の電界放出型冷蔵装置。

【請求項12】 前記カーボンナノチューブが複数のカーボンナノチューブを形成する工程と、前記カーボンナノチューブが前記支持部材から前記支持部材上に移し、前記カーボンナノチューブを具備する前記エミッタを形成する工程と、を具備することを特徴とする請求項11に記載の電界放出型冷蔵装置。

【請求項13】 前記エミッタが形成する前記カーボンナノチューブの底面直径に対する高さの比を表すアスペクト比が、3以上で1×1.0°以下であることを特徴とする請求項1乃至11のいずれかに記載の電界放出型冷蔵装置。

【請求項14】 前記カーボンナノチューブが前記支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項15に記載の電界放出型冷蔵装置。

請求項1乃至12のいずれかに記載の電界放出型冷蔵装置。

【請求項15】 前記カーボンナノチューブ内に配置され、電子を放出することのできる導電性充填層を具備することを特徴とする請求項1乃至14に記載の電界放出型冷蔵装置。

【請求項16】 前記カーボンナノチューブが前記カソード配線端子Mn、Ta、W、Cr、Ni、S、LaB₆、AlN、GaN、グラファイト、ダイヤモンドからなる群から選択された材料から基本的に形成されることを特徴とする請求項15に記載の電界放出型冷蔵装置。

【請求項17】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項18に記載の電界放出型冷蔵装置。

【請求項18】 前記カーボンナノチューブが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項19に記載の電界放出型冷蔵装置。

【請求項19】 前記エミッタと対向する位置で前記包囲部材上にアーノード電極が配置されることを特徴とする請求項18に記載の電界放出型冷蔵装置。

【請求項20】 前記引出し電極が前記エミッタと対向する位置で前記包囲部材上に配設されたアーノード電極から電子を放出するための電極のエミッタと、を具備することを特徴とする請求項17に記載の電界放出型冷蔵装置。

【請求項21】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項20に記載の電界放出型冷蔵装置。

【請求項22】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項21に記載の電界放出型冷蔵装置。

【請求項23】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項22に記載の電界放出型冷蔵装置。

【請求項24】 支持部材と、前記支持部材上に配設された電子を放出するためのエミッタと、前記エミッタが前記支持部材と密着して前記エミッタを包囲する真空放電空間を形成する包囲部材と、前記エミッタと、前記エミッタと前記支持部材との間隔により前記エミッタから電子が放出されることと、を具備することを特徴とする請求項23に記載の電界放出型冷蔵装置。

前記支筒部材を真空処理室内に配置する上部と、前記真空処理室内を不活性ガスの真空界隈気に設定する

Si 単結晶基板上に SiO_2 層とゲート電極層を形成した後、直徑約 1.5 μm 程度の穴を更に形成し、この穴

ト比は、高い方が主ミックタ先端部に電界が集中するため、駆動電圧の低下、消費電力の低下等に大幅な効果があ

[0019] 本発明の第7の特徴は、第5または第6の視点の電界放出型冷蔵装置において、前記導電性凸部がM_o、T_a、W、Cr、Ni、Si、LaBa、Al

由は、上述の如く、エミング高さをコントロールする。開口部が大きくなる程、開口部の表面積が増加する事により、物質の拡散が促進され、エミング基底蒸発時間が短くなる。N_xG_yN_zグラフィート、ダイヤモンドからなる群か、また組合された材料から成る事で特徴とする。

ステンレス製などにも用いられるマスク筐とはほぼ同じ形状になるため、ステンレス製光沢面より小さな底面部を製作することができないことがある。このステンレス筐の製作の観点の外観放電遮蔽装置において、前記エミッタに対して開口を有して向むけるゲート電極を具備

100-11 本説明はまた、高粱穀物の品目で、生産性に富み、且つ同一形状の尖端エミッタを多数形成可能な電気放出型栽培装置及びその製造方法を供する。カーボンナノチューブが、周期が0.4-2.6nmまたは0.7-3.8nmの倍数の供給の6回繰り返しから基本的に構成されることを特質とする。

[0023] 本発明の第11の発明は、第11乃至10と目的的とする。
右する[0022]本発明はまた、上述のような優れた特徴を有する[0021]本発明において、前記カーボンナノチューブの直径が3.0 nm以下であることを特許する。-レ条目目的とする。

[0013] 誤解を解決するための手段】本発明の第1の観点は、電界放出型結晶装置において、支持部材と、前記支持部材に接する導電性部材との間に、前記導電性部材を介して、前記支持部材に電位差をもたらす電極部材を設けることである。

[0024] 本発明の第12の観点は、第1乃至第11のいずれかの観点の電界放出型結晶装置において、前記カーボンナノチューブの端部が供給の6目盛、6目

部材上に配置された電子を放出するためのエミッタと、
電極と、前記エミッタがフレーレンまたはカーボラン
ナチューブを貫通することを特徴とする。

図、7回頭を含むグラフィトシートにより閉じられて
いることを特徴とする。
【0025】本発明の第13の規定は、第1乃至第12

放出型粘弹性において、前記エミッタが複数のフラーレンまたはカーボンナノチューブを具備することを特徴とする。

1.本発明は、本発明の2の構成による、主に高分子の放出型粘弹性において、前記エミッタが複数のフラーレンまたはカーボンナノチューブを具備することを特徴とする。

2.前記エミッタを形成する前記カーボンナノチューブの底部直徑に対する高さの比を設すアスペクト比が、3以上であることを特徴とする。

3.前記エミッタを形成する前記カーボンナノチューブの底部直徑に対する高さの比を設すアスペクト比が、 1×10^{-3} 以下であることを特徴とする。

【0015】本発明の第3の祝点は、第1または第2の視点の電界放出型冷蔵庫装置において、前記支持部材上に配置されたカバー・ドア領域を具備し、前記エミッタが3以上で 1×10^{-3} 以下であることを特徴とする。

【0026】本発明の第14の祝点は、第13の祝点の電界放出型冷蔵庫装置において、前記アスペクト比が、

前記カソード配線端子上に配線されることを特徴とする。
〔0027〕本発明の第1-5の記載は、第1乃至第14
〔0016〕本発明の第4の記載は、第3の記載の範囲
放出式熱電偶装置において、前記カソード配線端子上に配線され
る。W-Ni:ニッケルウロニウム合金から成る。

ミックが、前記支持部材に支持された導電性凸部を真鍮し、前記フレーレンまたはカーボンナノチューブが前記導電性凸部の先端部に支持されることを特徴とする。
a, W, Cr, Ni, Si, LaB₆, AlN, Ga
N, グラファイト、ダイヤモンドからなる導体から選ばれた材料から基本的に形成されることを特徴とする。

放出型冷蔵装置において、前記フラー・レンまたはカーボンナノチューブが部分的に前記導電性凸部に接触されることを特徴とする。

[別冊の篇する技術分野] 本発明は電界放出型冷蔵装置、その製造方法、並にその冷蔵装置を用いた真空マクロ装置に関する。

[0002] [従来の技術] 半導体加工技術を利用した電界放出型冷蔵装置の開発が近年活発に行なわれている。その代表例としては、スピント(C. A. Spindt)らが、*Journal of Applied Physics* Vol. 47, 5248(1976)に記載している。この電界放出型冷蔵装置は、

1

成膜を気化させ、気化導管をヘリウムガス中を通してから、冷却、固化及び硬化させ、これを収集部材で収集することにより製造することができる。

【0086】図7 (a)、(b) 図示の電界放出型冷蔵庫装置は、先々図1 (a)、(b) 及び図3 (a)、(b) を参照して述べた製造方法を応用して製造することができる。

【0087】即ち、前述の製造方法の第1例を応用する場合は、先ず、フーレン17を予め別途調製及び収集し、これを盛基板12、圧迫、埋め込み等の方法で支持基板12上に設置する。次に、カソード配線層28上に供給し、フーレン層を形成する。また、前述の製造方法の第2例を応用する場合は、先ず、支持基板12は、カソード配線層28の付いた支持基板12を収集部材として使用し、この上にフーレン層を形成する。次に、レジストを盛布して、エミッタ14のレイアウトに従って、フーレン層を形成する。また、前述の製造方法によるこれにより、如数のフーレン17からなるエミッタ14を支持基板12あるいはカソード配線層28上に形成することができる。

【0088】また、図4 (a)～(c) 及び図5 (a)～(c) 図示の如く、導電性材料層34を用いると、フーレン17を収集部材から支持基板12上に配置することができる。

【0089】図8 (a)～(c) は本発明の更に別の実施形態に係る電界放出型冷蔵庫装置を製造工程順に示す断面図である。

【0090】図8 (c) 図示の如く、この実施形態に係る電界放出型冷蔵庫装置は、図3 (b) 図示の構造に加えて、支持基板12上に、絶縁層62を介して配置された、W等の導電性材料からなる引出し遮蔽物チケット54を有する。ゲート電極54は、カーボンナノチューブ14からなるエミッタ14に対しても向隅において

結合する。

【0091】図8 (c) 図示の電界放出型冷蔵庫装置は、このような方法により製造することができる。

【0092】先ず、支持基板12上にバーニングされ

たカソード配線層28を形成する。前述の如く、カソード配線層28は、Mo、Ta、W、Cr、Ni、Cu等の導電性材料から基本的に形成される。また、支持基板12の半導体材料から基本的に形成される。

【0093】次に、支持基板12及びカソード配線層28上にS1O_x、SiN等からなる絶縁層62を形成し、更にその上にW等の導電性材料からなるゲート電極54を形成する (図8 (a))。絶縁層62は、電子ビーム露光、スパッタリング法、或いはCVD法により

形成することができる。

【0094】次に、リソグラフィ技術で絶縁層62及びゲート電極54をバーニングし、ゲート電極54及びゲート配線層62を形成する。この際、ゲート電極54で包囲された凹部58内にカソード配線層28が露出した状態とする (図8 (b))。

【0095】次に、被処理体の主面上全体に、即ち凹部58内だけでなく凹部58外にもカーボンナノチューブ層を形成する。カーボンナノチューブ層は、予め調製したカーボンナノチューブを盛布、印刷等により被処理体上に付与することできるし、被処理体を真空処理室内に配置し、その上にカーボンナノチューブを直接析出させることもできる。次に、リソグラフィ技術でカーボンナノチューブ層をバーニングし、カソード配線層28を焼却してエミッタ14を形成する (図8 (c))。

【0096】なお、本実施の形態において、カーボンナノチューブに代え、フーレン17を用いることができる。この場合、図8 (d) 図示の如く、エミッタ14がエミッタ14をエミッタ14の先端よりも上に位置し、これは、フーレン17からなる点を除いて、その構造及び製造方法の概要は図8 (a)～(c) を参照して説明したものと同様となる。

【0097】図9 (a)～(c) は本発明の更に別の実施形態に係る電界放出型冷蔵庫装置を製造工程順に示す断面図である。

【0098】図9 (c) 図示の如く、この実施の形態に係る電界放出型冷蔵庫装置も、図8 (c) 図示の電界放

出型冷蔵庫装置と同様に、支持基板12上に、絶縁層62を介して配線された、W等の導電性材料からなる引出

し遮蔽物チケット54を有する。しかし、本装置は、エミッタ14を形成するカーボンナノチューブ16が部品的に絶縁層62に埋め込まれ、しっかりと固定されている点で、図8 (c) 図示のそれと相違する。

【0099】図9 (c) 図示の電界放出型冷蔵庫装置は、次のような方法により製造することができる。

【0100】先ず、支持基板12上にバーニングされ

たカソード配線層28を形成する。次に、支持基板12及びカソード配線層28上にカーボンナノチューブ層を形成する。カーボンナノチューブ層は、予め調製されたカーボンナノチューブを盛布、印刷等により被処理体上に付与することもできるし、被処理体を真空処理室内に配置し、その上にカーボンナノチューブを直接析出させる。次に、リソグラフィ技術でカーボンナノチューブをバーニングし、カソード配線層28上のカーボンナノチューブ16を焼却してエミッタ14を形成する (図9 (a))。

【0101】次に、被処理体の主面上全体に、S1O_x、SiN等からなる絶縁層62を、エミッタ14の先端が露出する程度の厚さに形成する。絶縁層62は、電子ビーム露光、スパッタリング法、或いはCVD法により

より形成することができる。絶縁層62の厚さは、成膜時に制御することもできるし、成膜後に遮蔽することにより行なうことができる。

【0102】先ず、リソグラフィ技術で絶縁層62及びゲート電極54をバーニングし、ゲート電極54及びゲート配線層62を形成する。この際、ゲート電極54で包囲された凹部58内にカソード配線層28が露出した状態とする (図8 (b))。

【0103】次に、被処理体の主面上全体に、即ち凹部58内だけでなく凹部58外にもカーボンナノチューブ層を形成する。カーボンナノチューブ層は、予め調製したカーボンナノチューブを盛布、印刷等により被処理体上に付与することできるし、被処理体を真空処理室内に配置し、その上にカーボンナノチューブを直接析出させることもできる。次に、リソグラフィ技術でカーボンナノチューブ層をバーニングし、カソード配線層28を焼却してエミッタ14を形成する (図9 (b))。次に、被処理体の主面上にW等の導電性材料からなるゲート電極54及びゲート配線層を用いることができる。

【0104】次に、レジスト層64を形成し、エミッタ14を形成すると共に、ゲート電極54を形成する部分に対応して絶縁層62が露出するようにレジスト層64をバーニングする (図8 (c))。

【0105】なお、図9 (b) 図示の工型において、絶縁層62をエミッタ14の先端よりも早く形成し、エミッタ14が先端する部分に凹部66を形成してエミッタ14に対応する部分のノーターンのゲート電極54及びゲート配線を飛ばすことができる (図9 (c))。

【0106】なお、図9 (b) 図示の如く、ゲート電極54をエミッタ14の先端よりも上に位置し、これは、フーレン17からなる点を除いて、その構造及び製造方法の概要は図8 (a)～(c) を参照して説明したものと同様となる。

【0107】図9 (a)～(c) は本発明の更に別の実施形態に係る電界放出型冷蔵庫装置を製造工程順に示す断面図である。

【0108】図9 (c) 図示の如く、この実施の形態に係る電界放出型冷蔵庫装置も、図8 (c) 図示の電界放

出型冷蔵庫装置と同様に、支持基板12上に、絶縁層62を介して配線された、W等の導電性材料からなる引出

し遮蔽物チケット54を有する。しかし、本装置は、エミッタ14を形成するカーボンナノチューブ16が部品的に絶縁層62に埋め込まれ、しっかりと固定されている点で、図8 (c) 図示のそれと相違する。

【0109】図9 (c) 図示の電界放出型冷蔵庫装置は、次のような方法により製造することができる。

【0110】先ず、支持基板12上にバーニングされ

たカソード配線層28を形成する。次に、カーボンナノチューブ層が紙面に平行な方向に配列され、カソード配線層28を構成する複数のカソードラインが紙面に垂直な方向に配列される。各網目に対応して、複数のエミッタ14からなるエミッタ群がカソードライン

上に配設される。

【0111】ガラス製の支持基板12と対向するように

ガラス製の対向基板72が配設され、両基板12、72間に真空放電空間73が形成される。両基板12、72間の開闊部は、周辺のフレーム及びスペーサ74により構成される。支承基板12と対向する対向基板72の面上には、透明な共通遮蔽物チアード電極76と、蛍光体

層78とが配設される。

【0112】この平版型画像表示装置においては、ゲート電極54とカソードラインとを介して各網目におけるゲート電極54とエミッタ14との間の電圧を任意に設定することにより、画面の点灯及び点滅を選択することができる。即ち、画面の選択は、いわゆるマトリックス駆動により、例えば、ゲートラインを網目に選択して所

定の電位を付与するのに同期して、カソードラインに選択信号である所定の電位を付与することにより行なうことができる。

【0113】ある1つのゲートラインとある1つのカソードラインとが選択され、先々所定の電位が付与された時、そのゲートラインとカソードラインとの交点にあるエミッタ群のみが動作する。エミッタ群より放出された電子は、アノード電極76に印加された印加により引かれて飛ばされたエミッタ群に対応した位置の蛍光体層78に達してこれを受け光させる。

【0114】この平版型画像表示装置においては、ゲート電極54を用いて表示装置を構成することができる。図8 (c) 図示の表示装置は、図3 (b) 図示の電界放

出型冷蔵庫装置と同様に、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成する複数のアノードラインとカソードラインとが選択され、從つて、アノードラインとカソードラインとを介して各箇所におけるアノード電極54とエミッタ14との間の電圧を設定することにより、両者の点灯及び点滅を選択することができる。ある一つのアノードラインとある1つのカソードラインとが選択され、これに所定の電位が付与された時、そのアノードラインとカソードラインとの交点にあるエミッタ群のみが動作する。

【0115】なお、図10 (a)、(b) 図示の表示装置は、先々図8 (c) 及び図3 (b) 図示の電界放出型冷蔵庫装置を利用して形成されるが、他の実施の形態、例えばフーレン17からなるエミッタ14を有する電界放

出型冷蔵庫装置を利用した場合でも、同様に表示装置を構成することができる。また、これらの表示装置は、冷蔵庫装置を利用して、電力変換装置例えばワーフースイッチング装置のようないかで、表示装置以外の真空マイクロ装置を用いて、電力変換装置例えばワーフースイッチング装置のようないかで、表示装置以外の真空マイクロ装置を構成することができる。

【0116】図10 (a)、(b) は本発明の更に別の実施形態である。図8 (c) 及び図3 (b) 図示の電界放出型冷蔵庫装置を利用して形成されるが、他の実施の形態、例えばフーレン17からなるエミッタ14を有する電界放

出型冷蔵庫装置を利用した場合でも、同様に表示装置を構成することができる。また、これらの表示装置は、冷蔵庫装置を利用して、電力変換装置例えばワーフースイッチング装置のようないかで、表示装置以外の真空マイクロ装置を構成することができる。

【0117】図10 (a)、(b) 図示の表示装置は、先々図8 (c) 及び図3 (b) 図示の電界放出型冷蔵庫装置とその先端部を示す拡大断面図である。

【0118】図10 (a) 図示の表示装置は、図8

(c) 図示の電界放出型冷蔵庫装置を利用して形成される。図10 (a) 図示の如く、ゲート電極54を用いて、カソード配線層28を介して各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。また、これらの表示装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0119】図10 (a) 図示の如く、ゲート電極54を用いて、カソード配線層28を介して各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0120】図10 (b) 図示の如く、ゲート電極54を用いて、カソード配線層28を介して各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0121】図11 (a)、(b) は本発明の更に別の実施形態である。図8 (c) 及び図3 (b) 図示の電界放出型冷蔵庫装置とその先端部を示す拡大断面図である。

【0122】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0123】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0124】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0125】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0126】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0127】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0128】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0129】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0130】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0131】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0132】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

【0133】この実施の形態に係る電界放出型冷蔵庫装置は、カソード配線層28を用いて各箇所におけるアノード電極54とカソード電極54との間に印字部により印字されることにより、蛍光体層78を構成することができる。

卷之三

卷之三

相合はは識母性甘利見、うながすに 一ノ葉用也

卷一 圖文的表述

[0123] レジスト層133の除去後、30wt%のKOH水溶液を用いて晶片性エッチングを行い、過剰な

導電性材料層 1-16 を用いてカソード配線を形成する場合、カソード配線層 1-14 は省略され、支持基

板1-2上に直接受電性材料層1-6が形成されることがある。

[0118] カーボンチャーチューブ122は、図2(a)、(b)を参照して説明したように、基本的に炭素の導電性の薄化され二次から構成される。カーボンチャーチューブ122は、図2

ナノチューブは長さが3 nm~10 μmで、それ

ソナノチューブ 1-2-2は導電性凸部 1-1-8と電気的な接続がされるように支持されていればよく、必ずしも部分

的に埋設されている必要はない。なお、図示の例では導電性凸部 1-8 上にカーボンナノチューブ 1-22 が複数枚

配設されているが、カーボンナノチューブ122は単数としてもよい。

【0117】カーボンナノチューブ122は通常内部が中空の筒筒状に形成される。しかし、必要であれば、カ

一ボンソンチューブ122内、特にチューブの先端部内に、図示の如く、導電性充填層124を配設することが

できる。光吸収率は、Mo, Ta, W, Cr, Si, Ni, LaB₆, AlN, GaN, グラファイト、

ダイヤモンド等の電子を放出することができる導電性材料から基盤的に形成される。充填層124は、導電性材

111及び構造部118と同一材料から形成することもできる。

10118 | 正証以外のカーボンナチュラル22の構造上の特徴及び調型方法は、前述のカーボンナチュラルより異なっている。

(0119) 図13(a)～(f)は図11(a)図示の貯蔵放出荷物積載位置の製造方法用に示す図で

[0] 20] 先ず、例えは世襲地からなる基盤の片断である。

面に底部を尖らせた凹部を形成する。このような凹部を形成する方法として、次のような SLS 単結晶基板の加工法を

性エッサンスを利用する方法を用いることができる。

0) 納品面力位のS1#納品基板131上に厚さ0.1μmのSiO₂熱酸化層132をドライ酸化法により形成

成する。次に、熱敏化層132上にレジストをスピンドル法により塗布し、レジスト層133を形成する(図

〔0122〕次に、ステップを用いて、マトリックス状 13(a))。

正方形開口部、が得られるように露光、現像等の処理を

めに、リスト版1330バーチャルを用いる。そして、リスト版133をマスクとして、 $\text{NH}_4\text{F} \cdot \text{HF}$ 混合液にてSiO₂のエッチングを行なう。(図)

-1-

の組合には導電性材料図 1-37 がカソード電極部を兼ねることとなる。

[0-13-11]一方、支持基板となる、背面に厚さ 0.4 μm の Al 層 1-14 をコートしたバインディングガラス基板（厚さ 1 mm）に、ガラス基板 1-41 と S1 基板基板 1-31 とを導電性材料図 1-37、1-38 を介するよう接合する。この接着には、例えば、静電吸着法を適用することができる。静電吸着法は、荷電複合膜の離型化によって導電性に寄与する。

10-13-12]次に、ガラス基板 1-14 の上に HCl、HNO₃、CH₃COOH、HF の混酸溶液及びジアンから成る外被液（エチレンジアミン・ビロガドコール・ビール・ビラジン・水 = 7.5 cc : 1.28 : 3.08 : 1.0 cc）で S1 基板基板 1-31 をエッチング除去する。このようにして、図 13 (1) に示すように、カーボンナノチューブ 1-36 (図示せず) 及び導電性部材 1-43 を露出させる。

[0-13-13]もし、カーボンナノチューブ 1-36 内に充填物 1-24 (図 11 (b) 製図) を配置する場合は、導電性部材 1-43 を露出させた後、充填した導電性材料を充填することにより形成することができる。代わりに、カーボンナノチューブ 1-36 を回路 1-3 の間隔に配置する時の問題時に、充填した導電性材料をカーボンナノチューブ 1-36 の上方から堆積させると、カーボンナノチューブ 1-36 を溶離した導電性材料中に浸漬させることにより形成されることもできる。

[0-13-14]図 13 (a) ～ (1) 図示の製造方法においては、エミシタ 1-11 の導電性部材出発基板構成図 3 では荷物 1-43 (図示) は、四節 1-35 を削除して形成されるため、その形状を引継いだピラミッド形状となる。導電性部材 1-18 の先端部には、複数のカーボンナノチューブ 1-22 (図 13 (a) ～ (1) では荷物 1-36 で示す) が、部分的に導電性部材 1-18 に埋設された状態で支持される。

[0-13-15]最後に、カーボンナノチューブ 1-22 を導電性部材 1-18 の先端部から大きく突出させない場合は、四節 1-35 内にカーボンナノチューブを配置後、四節 1-35 の表面に SiO₂ 層をスパッタリング法で堆積する。次に、導電層で裏打ちし、モールド基板除去後、S₁-O₂ 層のみを NH₄ F + HF 混合溶液により除去する。これにより、除去された S1-O₂ 層の分だけ、導電性部材 1-18 からのカーボンナノチューブ 1-22 の突出長さは大きくなる。

[0-13-16]図 12 は本発明の更に別の実施形態によれば、絶縁部出接合部構造を示す概略断面図である。

01371図12示す実施の形態が図11(a)図の実施の形態と異なる点は、導電性材料層116上に熱膜層126を介して、W層の導電性材料からなるゲート電極128が配置されることである。ゲート電極128が配置されることによる、ゲート電極128とW層により構成される部分は、エミッタ115、即ち導電性部品118及びボンナノチューブ112に対して開口を向いて対向する。

01381図14(a)～(h)は図12示す電極の電極出型熱膜装置の製造方法を工順順に示す図である。

01391先ず、図13(a)、(b)、(c)を述べたように、モルタル基板となるw型で(10mm×15mm)のS1単結晶基板131をウェット脱脂法により熱膜化する。

01401S1単結晶基板131をS1O₂熱膜化熱膜層15(1.0μm程度)となるようにする。S1単結晶は、基板131の正面において厚さ約1.0μm程度となるようにする。S1単結晶の正面における熱膜化層の厚さは、基板131面におけるさと±1.0%以内で一致する。従って、(100)面の熱膜化層の厚さから(111)面での厚さを見出すことができる。

01411熱膜層15が形成後、前述のような方法で、図13の底部にカーボンナノチューブ136を配置する(図14(a))。なお、以下に図14(a)～(h)においては、図を分かりやすくするために、カーボンナノチューブ136の表示を省略してある。

01411次に、図13(d)の工型と同様に、凹部35内を埋めよう、S1単結晶基板131上にW層を構成する。




01421更に、導電性材料層137上に、1T0層等の導電性材料層138を同じくスパッタリング法により形成する(図14(c))。

01421次に、図13(e)の工型と同様に、背面厚さ0.4μmのAl層142をコートしたバイレックスガラス板(厚さ1mm)141を、導電性材料層138、S1ガラス板(厚さ1mm)141を、導電性材料層137、1.38を介するようにS1単結晶基板131に接着する(図14(c))。


01431次に、図13(f)の工型と同様に、ガラス板141背面のAl層142とS1単結晶基板131とをエッチング除去する。この間に、ビラミッド状の導電性部品152を覆うS1O₂熱膜化熱膜層15を露出させる。

01441次に、ゲート電極となるW層の導電性材料からなる導電性材料層153を、厚さ約0.5μmで形成する。その後、フットリソジストの厚さ1.53をスピンドル法により約0.9μm厚度、即ち直方体にビラミッド形状が彫れる程度の厚さに鍛造する(図14(g))。



[図 1.1]






[図 2]




[図 3]




[図 4]




[図 5]




[図 6]



[図 7]




[図 8]




[図 9]







[18]




11




18



[四
一
三]



101



14



US06097138A

United States Patent [19] [11] **Patent Number:** 6,097,138**Nakamoto****U.S. Patent**

Aug. 1, 2000

Sheet 1 of 13

6,097,138

[54] FIELD EMISSION COLD-CATHODE DEVICE[75] Inventor: Masayuki Nakamoto, Chigasaki, Japan
[73] Assignee: Kabushiki Kutsu Toshin, Kawasaki, Japan

[21] Appl. No.: 08/933,039

[22] Filed: Sep. 18, 1997

[30] Foreign Application Priority Data

Sep. 18, 1996 [JP] Japan

Sep. 18, 1996 [JP] Japan

[51] Int. Cl. 7

[52] U.S. Cl. 313/309, 313/311, 313/497, 313/336, 313/351

[58] Field of Search 313/497, 309, 336, 351, 346 R

[56] References Cited

U.S. PATENT DOCUMENTS

5,747,920 5/1998 Nakamoto et al. 313/356 X

5,777,392 6/1998 Kressmann et al. 313/309

5,796,656 7/1998 Hasegawa et al. 313/356 X

5,818,153 10/1998 Allen 313/356 X

5,831,378 11/1998 Rollson et al. 313/356







5,973,444 10/1999 Xu et al. 313/309

OTHER PUBLICATIONS

C.A. Spindt, et al., "Physical Properties of Thin-Film Field Emission Cathodes with Molybdenum Cones", Journal of Applied Physics, vol. 47, No. 12 Dec. 1976, pp. 5248-5263.

Sumio Iijima, "Helical Microtubules of Graphitic Carbon", Nature, vol. 354, Nov. 7, 1991, pp. 56-58.

T.W. Ebbesen, et al., "Large-Scale Synthesis of Carbon Nanotubes", Nature, vol. 358, Jul. 16, 1992, pp. 220-222.

Primary Examiner—Ashok Patel
Attorney, Agent, or Firm—Oblon, Spivak, McClelland,
Maier & Neustadt, P.C.[57] **ABSTRACT**A field emission cold-cathode device includes a support member and a plurality of emitters formed on said support member to emit electrons. Each emitter is made up of a plurality of carbon nanotubes basically constituted by an array of 6-membered rings of carbon. 70% or more of all of the carbon nanotubes have diameters of 30 nm or less. An aspect ratio representing the ratio of the height to the bottom diameter of the carbon nanotube forming the emitter is set at from 3 to 1×10^3 . The period of the 6-membered rings of carbon in the carbon nanotube is a multiple of 0.426 nm or 0.738 nm.313/497, 309, 336, 351, 346 R
21 Claims, 13 Drawing Sheets**F I G. 3B****F I G. 3A**




FIG. 2A




FIG. 2B

FIG. 2C




FIG. 4A

FIG. 4B











FIG. 4C






FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 8C







FIG. 8D



F I G. 9B



F-16. 99




FIG. 10A







FIG. 10B




F I G. 11A




F I G. 11B




F I G. 13A




F I G. 13B




F I G. 13E



F I G. 13C



F I G. 13F



F I G. 12




FIG. 14A





FIG. 14B




FIG. 14C




FIG. 14D




FIG. 14E




FIG. 14F




FIG. 14G






FIG. 14H

FIG. 17A
PRIOR ARTFIG. 17B
PRIOR ARTFIG. 17C
PRIOR ART

FIELD EMISSION COLD-CATHODE DEVICE

BACKGROUND OF THE INVENTION

The present invention relates to a field emission cold-cathode device, a method of manufacturing the cold-cathode device, and a vacuum micro device, using the cold-cathode device.

Recently, field emission cold-cathode devices using semi-conduction processing technologies are being actively developed. As one representative example, a device described by C. A. Spindt et al. in Journal of Applied Physics, Vol. 47, 5248 (1976) is known. This field emission cold-cathode device is manufactured by forming an SiO₂ layer and a gate electrode layer on an Si single-crystal substrate, forming therein a hole having a diameter of about 1.5 μm, and forming a conical emitter for performing field emission in this hole by vapor deposition. A practical manufacturing method of this device will be described below with reference to FIGS. 17A to 17C.

First, an SiO₂ layer 2 as an insulating layer is formed on an Si single-crystal substrate 1 by a deposition method such as CVD. Subsequently, an Mo layer 3 as a gate electrode layer and an Al layer 4 to be used as a sacrificial layer are formed on the SiO₂ layer 2 by, e.g., sputtering. A hole 5 is then formed in the layers 2, 3, and 4 by cutting (FIG. 17A).

Subsequently, a conical emitter 7 for performing field emission is formed in the hole 5 by vapor deposition (FIG. 17B). The formation of this emitter 7 is done by vertically depositing a metal such as Mo as the material of the emitter onto the rotating substrate 1 in vacuum. During the deposition, a pinhole diameter corresponding to the aperture of the hole 5 decreases as an Mo layer 6 is deposited on the Al layer, and finally becomes 0. Therefore, the diameter of the emitter 7 deposited in the hole 5 through the pinhole also gradually decreases to form a conical shape. The excess Mo layer 6 deposited on the Al layer 4 is removed later (FIG. 17C).

Unfortunately, the above manufacturing method and the field emission cold-cathode device manufactured by the method have the following problems.

First, the emitter is formed by a rotational deposition method in which the diameter of the pinhole corresponding to the aperture of the hole 5 gradually decreases. For this reason, the height of the emitter and the shape of the tip of the emitter vary, and this degrades the uniformity of field emission. Additionally, the reproducibility of the shape and the yield are low. This extremely increases the production cost in manufacturing a large number of field emission cold-cathode devices having uniform characteristics on a single substrate.

Further, since the tip of the emitter necessary to improve the field emission efficiency is lacking sharpness, the driving voltage is increased. This poses problems such as a reduction in the field emission efficiency and an increase in the consumption power. When a high driving voltage is used, the shape of the emitter tip readily changes under the influence of a residual gas ionized by this voltage. This also raises problems in terms of reliability and service life.

Furthermore, since the SiO₂ insulating layer is formed to be thick by CVD, it is impossible to accurately control the gate-to-emitter distance which has a large influence on the field emission efficiency. This degrades the uniformity of field emission and produces variations. Also, the shorter the gate-to-emitter distance, the lower the voltage by which the

3

forming carbon nanotubes by depositing the carbon on the gate and the emitter close to each other with a high controllability.

Moreover, because of the properties of the manufacturing cold-cathode device, a method of manufacturing the cold-cathode device, and a vacuum micro device, using the cold-cathode device.

Recently, field emission cold-cathode devices using semi-conduction processing technologies are being actively developed. As one representative example, a device described by C. A. Spindt et al. in Journal of Applied Physics, Vol. 47, 5248 (1976) is known. This field emission cold-cathode device is manufactured by forming an SiO₂ layer and a gate electrode layer on an Si single-crystal substrate, forming therein a hole having a diameter of about 1.5 μm, and forming a conical emitter for performing field emission in this hole by vapor deposition. A practical manufacturing method of this device will be described below with reference to FIGS. 17A to 17C.

First, an SiO₂ layer 2 as an insulating layer is formed on an Si single-crystal substrate 1 by a deposition method such as CVD. Subsequently, an Mo layer 3 as a gate electrode layer and an Al layer 4 to be used as a sacrificial layer are formed on the SiO₂ layer 2 by, e.g., sputtering. A hole 5 is then formed in the layers 2, 3, and 4 by cutting (FIG. 17A).

Subsequently, a conical emitter 7 for performing field emission is formed in the hole 5 by vapor deposition (FIG. 17B). The formation of this emitter 7 is done by vertically depositing a metal such as Mo as the material of the emitter onto the rotating substrate 1 in vacuum. During the deposition, a pinhole diameter corresponding to the aperture of the hole 5 decreases as an Mo layer 6 is deposited on the Al layer, and finally becomes 0. Therefore, the diameter of the emitter 7 deposited in the hole 5 through the pinhole also gradually decreases to form a conical shape. The excess Mo layer 6 deposited on the Al layer 4 is removed later (FIG. 17C).

Unfortunately, the above manufacturing method and the field emission cold-cathode device manufactured by the method have the following problems.

First, the emitter is formed by a rotational deposition method in which the diameter of the pinhole corresponding to the aperture of the hole 5 gradually decreases. For this reason, the height of the emitter and the shape of the tip of the emitter vary, and this degrades the uniformity of field emission. Additionally, the reproducibility of the shape and the yield are low. This extremely increases the production cost in manufacturing a large number of field emission cold-cathode devices having uniform characteristics on a single substrate.

Further, since the tip of the emitter necessary to improve the field emission efficiency is lacking sharpness, the driving voltage is increased. This poses problems such as a reduction in the field emission efficiency and an increase in the consumption power. When a high driving voltage is used, the shape of the emitter tip readily changes under the influence of a residual gas ionized by this voltage. This also raises problems in terms of reliability and service life.

Furthermore, since the SiO₂ insulating layer is formed to be thick by CVD, it is impossible to accurately control the gate-to-emitter distance which has a large influence on the field emission efficiency. This degrades the uniformity of field emission and produces variations. Also, the shorter the gate-to-emitter distance, the lower the voltage by which the

4

embodiment of the present invention in order of manufacturing steps, and

transferring the carbon nanotubes from the collecting member onto the support member and forming the

emitters comprising the carbon nanotubes.

According to a fourth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and a plurality of emitters formed on the support member to emit electrons, comprising the steps of:

arranging the support member in a vacuum processing chamber;

setting an inert gas vacuum atmosphere in the vacuum processing chamber;

sublimating carbon in the vacuum processing chamber; and

arranging the support member and the emitters comprising the same.

According to a fifth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and an emitter formed on the support member to emit electrons, comprising the steps of:

forming a recess having a pointed bottom in a mold member;

arranging a fullerene or a carbon nanotube in the recess;

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member;

and

arranging a conductive projection by filling a conductive material in the recess;

adhering the support member to the mold member so as to sandwich the conductive projection therebetween;

and

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

FIGS. 1A and 1B are schematic sectional views showing a field emission cold-cathode device according to 10 an embodiment of the present invention in order of manufacturing steps;

FIGS. 2A to 2C are views showing details of a carbon nanotube and a fullerene;

FIGS. 3A and 3B are schematic sectional views showing a field emission cold-cathode device according to another embodiment of the present invention in order of manufacturing steps;

FIGS. 4A to 4C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufacturing steps;

DETAILED DESCRIPTION OF THE INVENTION

The present invention will be described in detail below with reference to embodiments shown in the accompanying drawings. In the following embodiments, the same or reference numerals denote corresponding parts, and a repetitive description will be made only where necessary.

FIGS. 1A and 1B are schematic sectional views showing a field emission cold-cathode device according to an embodiment of the present invention in order of manufacturing steps;

FIGS. 5A to 6D are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufacturing steps;

FIGS. 7A to 7C are schematic sectional views each showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIGS. 8A to 8C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIG. 9D is a schematic sectional view showing a mod-

4

embodiment of the present invention in order of manufac-

turing steps, and

transferring the carbon nanotubes from the collecting member onto the support member and forming the

emitters comprising the carbon nanotubes.

According to a fourth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and a plurality of emitters formed on the support member to emit electrons, comprising the steps of:

arranging the support member in a vacuum processing chamber;

setting an inert gas vacuum atmosphere in the vacuum processing chamber;

sublimating carbon in the vacuum processing chamber; and

arranging the support member and the emitters comprising the same.

According to a fifth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and an emitter formed on the support member to emit electrons, comprising the steps of:

forming a recess having a pointed bottom in a mold member;

arranging a fullerene or a carbon nanotube in the recess;

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member;

and

arranging a conductive projection by filling a conductive material in the recess;

adhering the support member to the mold member so as to sandwich the conductive projection therebetween;

and

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member.

VIEWS OF THE DRAWING

FIGS. 1A and 1B are schematic sectional views showing a field emission cold-cathode device according to 10 an embodiment of the present invention in order of

manufacturing steps;

FIGS. 2A to 2C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 3A and 3B are schematic sectional views showing a field emission cold-cathode device according to another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 4A to 4C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 5A to 6D are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIG. 7A to 7C are schematic sectional views each showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIG. 8A to 8C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIG. 9D is a schematic sectional view showing a mod-

4

embodiment of the present invention in order of manufac-

turing steps, and

transferring the carbon nanotubes from the collecting member onto the support member and forming the

emitters comprising the carbon nanotubes.

According to a fourth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and a plurality of emitters formed on the support member to emit electrons, comprising the steps of:

arranging the support member in a vacuum processing chamber;

setting an inert gas vacuum atmosphere in the vacuum processing chamber;

sublimating carbon in the vacuum processing chamber; and

arranging the support member and the emitters comprising the same.

According to a fifth aspect of the present invention, there is provided a method of manufacturing a field emission cold-cathode device comprising a support member and an emitter formed on the support member to emit electrons, comprising the steps of:

forming a recess having a pointed bottom in a mold member;

arranging a fullerene or a carbon nanotube in the recess;

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member;

and

arranging a conductive projection by filling a conductive material in the recess;

adhering the support member to the mold member so as to sandwich the conductive projection therebetween;

and

removing the mold member to expose the emitter comprising the conductive projection and the fullerene or carbon nanotube on the support member.

VIEWS OF THE DRAWING

FIGS. 1A and 1B are schematic sectional views showing a field emission cold-cathode device according to 10 an embodiment of the present invention in order of

manufacturing steps;

FIGS. 2A to 2C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 3A and 3B are schematic sectional views showing a field emission cold-cathode device according to another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 4A to 4C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIGS. 5A to 6D are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufac-

turing steps;

FIG. 7A to 7C are schematic sectional views each showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIG. 8A to 8C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention;

FIG. 9D is a schematic sectional view showing a mod-

manufacturing method shown in FIGS. 6A to 6D is an application of the first example of the manufacturing methods which uses an anode electrode (carbon source) and a cathode electrode (collecting member), and the following changes are made:

First, carbon nanotube layer 26 is formed by depositing carbon on a cathode electrode (collecting member) 42 as described earlier (FIG. 6A). Subsequently, the carbon nanotube layer 26 sticking to the cathode electrode (collecting member) 42 is pressed against a synthetic resin layer 44 in its molten state (FIG. 6B). As the material of the synthetic resin layer 44, it is possible to use polymethylmethacrylate, polycarbonate, polyacrylonitrile, polyimide, amorphous polycarbonate, an acryl-series resin, or an epoxy-series resin.

After the synthetic resin layer 44 is dried to form a support substrate 12, the cathode electrode (collecting member) 42 is removed from the carbon nanotube layer 26. That is, the carbon nanotube layer 26 is transferred from the cathode electrode (collecting member) 42 onto the support substrate 12.

Subsequently, a conductive material layer 46 serving as a cathode interconnecting layer is formed on the support substrate 12 by depositing a sublimated conductive material from above or dipping the whole completed structure into a molten conductive material. Consequently, a filling layer 32 is primarily formed in the distal end portions of carbon nanotubes (FIG. 6C). Subsequently, a resist is coated, and the carbon nanotube layer 26 and the conductive material layer 46 are patterned by lithography in accordance with the layout of emitters 14. In this manner, the emitters 14 made up of a plurality of carbon nanotubes 16 are formed on a cathode interconnecting layer 26 (FIG. 6D).

As described above, the filling layer 32 and the cathode interconnecting layer 26 are made of the same material in the manufacturing method shown in FIGS. 6A to 6D.

FIGS. 7A and 7B are schematic sectional views each showing a field emission cold-cathode device according to still another embodiment of the present invention. The characteristic feature of these embodiments is that emitters 14 are formed by using fullerenes 17 instead of carbon nanotubes. FIGS. 7A and 7B correspond to the structures shown in FIGS. 1B and 3B, respectively.

A fullerene is an allotrope of carbon like a carbon nanotube and has the same kind as a carbon nanotube. An extremely long fullerene with a peculiar shape forms a carbon nanotube. As shown in FIG. 2C, the basic shape of a fullerene is C_{60} constituted by 6- and 5-membered rings of carbon, and its diameter is about 0.7 nm. C_{60} has a structure in which 30 unlinked carbon atoms are placed on all 30 apexes of an truncatedicosahedron (eventually a 32-face polyhedron) formed by cutting off all apexes (forming twelve pentagonal pyramids of a regular tessellation).

In addition to C_{60} , higher order fullerenes having more than 60 carbon atoms exist essentially infinitely. Examples are C_{70} , C_{76} , C_{78} , C_{80} , ..., C_{200} , C_{208} , and C_{210} . Note that a high order fullerene exists under conditions that the interior of a fullerene is hollow, union type fullerenes satisfies an Euler's formula $F+V-E=2$: i.e., the number of polygons, V; the number of apexes, E; the number of sides of a polygon, and $p=4+2$ (p : the number of 5-membered rings; s : the number of 7-membered rings) and is chemically stable as a carbon atom.

Since the interior of a fullerene is hollow, union type fullerenes in which a number of layers of lower order fullerenes exist are stacked like an onion in higher order fullerenes. These fullerenes are called superfullerenes. The distance between individual layers in a super fullerene

is 0.341 nm. For example, a fullerene in which C_{200} enters into C_{240} and C_{240} enters into C_{240} is represented by $C_{240} @ C_{240} @ C_{240}$. A symbol “@” indicates that a fullerene is incorporated in which a molecule or an atom is incorporated.

A fullerene can also incorporate a metal into its hollow interior. Examples of this metal-incorporating fullerene are $La @ C_{60}$, $La @ C_{70}$, $La @ C_{76}$, $La @ C_{78}$, $Y @ C_{60}$, and $Sc @ C_{60}$. Furthermore, a heterofullerene incorporating an element other than carbon, such as N, B, or Si, into its skeleton is being researched.

The field emission cold-cathode device shown in FIGS. 7A and 7B can be manufactured by applying the manufacturing methods described with reference to FIGS. 1A and 1B and FIGS. 3A and 3B, respectively.

That is, when the first example of the manufacturing methods described above is to be applied, the fullerenes 17 are first separately prepared and collected and are supplied from above or dipping the whole completed structure into a filling layer 32 onto a support substrate 12 or onto the support substrate 12 and a cathode interconnecting layer 26 by a method of, e.g., coating, contact bonding, or burying, thereby forming a fullerene layer. When the second example of the above manufacturing methods is to be applied, the support substrate 12 or the support substrate 12 with the cathode interconnecting layer 26 is used as a collecting member to form a fullerene layer on this collecting member.

Subsequently, a resist is coated, and the fullerene layer is patterned by lithography in accordance with the layout of emitters 14. Consequently, the emitters 14 made up of a plurality of fullerenes 17 can be formed on the support substrate 12 or the cathode interconnecting layer 26.

Additionally, when a conductive material layer 34 is used as shown in FIGS. 4A to 4C and FIGS. 5A to 5C, the fullerenes 17 can be tightly fixed on the support substrate 14 or the cathode interconnecting layer 26. When the manufacturing method shown in FIGS. 6A to 6D is applied, the fullerenes 17 can be transferred from the collecting member onto the support substrate 14.

FIGS. 8A to 8C are schematic sectional views showing a field emission cold-cathode device according to still another embodiment of the present invention in order of manufacturing steps.

As shown in FIG. 8C, the field emission cold-cathode device according to this embodiment has extracting electrodes, i.e., gate electrodes 54 formed on a support substrate 12 via an insulating film 52 by using a conductive material such as W, similar to the field emission cold-cathode device shown in FIG. 8C. However, this device differs from that shown in FIG. 8C in that carbon nanotubes 16 forming emitters 14 are partially buried in the insulating film 62 and firmly fixed.

The field emission cold-cathode device shown in FIG. 9C can be manufactured by the following method. First, a patterned cathode interconnecting layer 28 is formed on the support substrate 12. Subsequently, a carbon nanotube layer is formed on the support substrate 12 and the cathode interconnecting layer 28. The carbon nanotube layer can be formed by supplying previously prepared carbon nanotubes onto the target object by, e.g., coating or printing, or by placing the target object in a vacuum processing chamber and depositing carbon nanotubes directly on the target object. The carbon nanotube layer is then patterned by lithography to form the emitters 14 by leaving the carbon nanotubes 16 behind only on the cathode interconnecting layer 28 (FIG. 9A).

Subsequently, the insulating layer 62 made of, e.g., SiO_2 or SiN is formed on the entire major surface of the target object so that the layer 62 has a thickness by which the tips of the emitters 14 are slightly exposed. The insulating layer 62 can be formed by electron-beam deposition, sputtering, or CVD. The thickness of the insulating film 62 can be controlled during the film formation or can be adjusted by slight etch back after the film formation. For example, when the insulating film 62 is made of SiO_2 , buffered hydrofluoric acid can be used in the etching.

Subsequently, a resist layer 64 is formed on the entire major surface of the target object and patterned such that the insulating layer 62 is exposed at portions where the gate electrodes 54 are to be formed (FIG. 9B). A gate electrode layer 56 made of a conductive material such as W is then formed on the entire major surface of the target object.

Subsequently, the resist layer 64 is removed by lift-off together with unnecessary portions of the gate electrode layer. Consequently, the gate electrodes 54 and gate interconnections having a predetermined pattern can be left behind on the insulating film 62 (FIG. 9C).

Subsequently, a carbon nanotube layer is formed on the entire major surface of the object being processed; i.e., target object, not only in the recesses 58 but also outside the recesses 58. The carbon nanotube layer is formed by supplying previously prepared carbon nanotubes onto the target object by, e.g., coating or printing, or by placing the target object in a vacuum processing chamber and depositing carbon nanotubes directly on the object. The carbon nanotube layer is then patterned by lithography to form the gate electrodes 54 (FIG. 9D).

In this embodiment, fullerene 17 can also be used instead of carbon nanotubes. If this is the case, the structure and the manufacturing method are generally similar to those explained with reference to FIGS. 8A to 8C except that the emitters 14 are made up of the fullerenes 17 as shown in FIG. 8D.

FIGS. 9A to 9C are schematic sectional views showing a field emission cold-cathode device according to a manufacturing method in order of manufacturing steps.

As shown in FIG. 9C, the field emission cold-cathode device according to this embodiment has extracting electrodes, i.e., gate electrodes 54 formed on a support substrate 12 via an insulating film 62 and firmly fixed.

The field emission cold-cathode device shown in FIG. 9C can be manufactured by the following method. First, a display device shown in FIG. 10A is formed by using the field emission cold-cathode device shown in FIG. 9C. As shown in FIG. 10A, a plurality of gate lines constituting gate electrodes 54 are arranged in a direction parallel to the drawing surface, and a plurality of cathode lines constituting cathode interconnecting layer 28 are arranged in a direction perpendicular to the drawing surface. Emitter groups each including a plurality of emitters 14 are arranged on the cathode lines in a one-to-one correspondence with pixels.

A glass opposing substrate 72 is so disposed as to oppose the display surface, and a plurality of cathode lines constituting a cathode interconnecting layer 28 are arranged in a direction perpendicular to the drawing surface. The gap between the two substrates 12 and 72 is maintained by peripheral frames and spacers 74. A transparent common electrode or anode electrode 76 and a phosphor layer 78 are formed on the surface of the opposing substrate 72 which opposes the support substrate 12.

In this flat image display device, pixels can be selectively turned on or off by setting an arbitrary voltage between the gate electrode 54 and the emitter 14 at each pixel on the gate line and the cathode line. That is, a pixel is formed by selecting a gate line in a so-called matrix driving, e.g., by selecting gate line in a line sequential manner and applying a predetermined potential to the line and, in synchronization with this potential application, applying a predetermined potential as a selection signal to a cathode line.

When a certain gate line and a certain cathode line are selected and respective predetermined potentials are applied to these lines, only an emitter group at the intersection between the gate line and the cathode line operates. Electrodes 82 on the opposing substrate 72 are arranged in a constructed without using the gate electrodes 54. The display device shown in FIG. 10B is formed by using the field emission cold-cathode device shown in FIG. 9C.

Note that as shown in FIG. 10B, a display device can be constructed with a plurality of anode lines, instead of cathode lines, constituting transparent anode electrodes 82 on the opposing substrate 72 are arranged in the direction parallel to the drawing surface. Accordingly,

FIGS. 14A to 14I are views showing a method of manufacturing the field emission cold-cathode device shown in FIG. 11A in order of steps.

First, as described previously with reference to FIGS. 10A, 13A, and 13C, a recess 135 is formed by a dry oxidation method on a p-type (100)-oriented Si single-crystal substrate 131 serving as a mold substrate. Subsequently, the surface of the thermal oxide layer 132 is coated with a resist by spin coating, forming a resist layer 133 (FIG. 13A).

Subsequently, a stripper is used to perform processing steps such as exposure and development so as to obtain a plurality of apertures 134, e.g., square apertures of 1 μm side length, in the resist layer 133. The resist layer 133 is then used as a mask to etch the SiO₂ film by using an NH₄F—HF solution mixture (FIG. 13B).

After the resist layer 133 is removed, anisotropic etching is performed by using an aqueous 30 wt % KOH solution, thereby forming a recess 135 having a depth of 0.71 μm in the Si single-crystal substrate 131. Subsequently, the SiO₂ oxide layer is removed by using an NH₄F—HF solution mixture. The recess 135 is formed into an inverse pyramid shape defined by four inclined surfaces that are (111) planes by being etched with the aqueous KOH solution.

Note that the Si single-crystal substrate 131 in which the recess 135 is formed can also be thermally oxidized by a wet oxidation method to form an SiO₂ thermal oxide insulating layer on the entire surface including the recess 135. When this SiO₂ thermal oxide insulating layer is formed, the tip of a conductive projection to be formed by using the recess 135 as a mold can be more sharpened.

Subsequently, carbon nanotubes 136 are arranged on the bottom of the recess 135 (FIG. 13C). For example, as described earlier, carbon nanotubes deposited by a method using an anode electrode (carbon source) and a cathode electrode (collecting member) are dipped in ethanol, and ultrasonic waves are applied to separate the carbon nanotubes from the cathode electrode and disperse the carbon nanotubes in ethanol. Subsequently, the suspension of this ethanol is supplied into the recess 135 and dried.

Consequently, the carbon nanotubes 136 can be arranged on the bottom of the recess 135. Even if carbon nanotubes adhere to a portion outside the recess 135, these carbon nanotubes usually do no harm. If these carbon nanotubes cause any inconvenience, they are removed by an organic solvent after patterning.

As another method of arranging the carbon nanotubes 136 on the bottom of the recess 135, it is also possible to form a graphite electrode near the substrate 131 and deposit carbon nanotubes on the bottom of the recess 135. This method is convenient because carbon nanotubes deposit more easily on the bottom than in the upper portion of the recess.

If it is intended to largely protrude the carbon nanotubes 122 from the tip of the conductive projection 118, an SiO₂ layer is deposited by sputtering on the surface of the recess 135 after carbon nanotubes are arranged in the recess 135. Subsequently, the SiO₂ layer is hacked with a conductive material such as W so as to be deposited on the Si single-crystal substrate 131 so as to bury the recess 135. The conductive material layer 137 is so formed as to bury the recess 135 and have a uniform thickness, e.g., 2 μm, in a portion other than the recess 135.

FIGS. 14A to 14I are views showing a method of manufacturing the field emission cold-cathode device shown in FIG. 11A in order of steps.

First, as described previously with reference to FIGS. 10A, 13A, and 13C, a recess 135 is formed by a dry oxidation method on a p-type (100)-oriented Si single-crystal substrate 131 serving as a mold substrate. Subsequently, the surface of the thermal oxide layer 132 is coated with a resist by spin coating, forming a resist layer 133 (FIG. 13A).

Subsequently, a stripper is used to perform processing steps such as exposure and development so as to obtain a plurality of apertures 134, e.g., square apertures of 1 μm side length, in the resist layer 133. The resist layer 133 is then used as a mask to etch the SiO₂ film by using an NH₄F—HF solution mixture (FIG. 13B).

After the resist layer 133 is removed, anisotropic etching is performed by using an aqueous 30 wt % KOH solution, thereby forming a recess 135 having a depth of 0.71 μm in the Si single-crystal substrate 131. Subsequently, the SiO₂ oxide layer is removed by using an NH₄F—HF solution mixture. The recess 135 is formed into an inverse pyramid shape defined by four inclined surfaces that are (111) planes by being etched with the aqueous KOH solution.

Note that the Si single-crystal substrate 131 in which the recess 135 is formed can also be thermally oxidized by a wet oxidation method to form an SiO₂ thermal oxide insulating layer on the entire surface including the recess 135. When this SiO₂ thermal oxide insulating layer is formed, the tip of a conductive projection to be formed by using the recess 135 as a mold can be more sharpened.

Subsequently, carbon nanotubes 136 are arranged on the bottom of the recess 135 (FIG. 13C). For example, as described earlier, carbon nanotubes deposited by a method using an anode electrode (carbon source) and a cathode electrode (collecting member) are dipped in ethanol, and ultrasonic waves are applied to separate the carbon nanotubes from the cathode electrode and disperse the carbon nanotubes in ethanol. Subsequently, the suspension of this ethanol is supplied into the recess 135 and dried.

Consequently, the carbon nanotubes 136 can be arranged on the bottom of the recess 135. Even if carbon nanotubes adhere to a portion outside the recess 135, these carbon nanotubes usually do no harm. If these carbon nanotubes cause any inconvenience, they are removed by an organic solvent after patterning.

As another method of arranging the carbon nanotubes 136 on the bottom of the recess 135, it is also possible to form a graphite electrode near the substrate 131 and deposit carbon nanotubes on the bottom of the recess 135. This method is convenient because carbon nanotubes deposit more easily on the bottom than in the upper portion of the recess.

If it is intended to largely protrude the carbon nanotubes 122 from the tip of the conductive projection 118, an SiO₂ layer is deposited by sputtering on the surface of the recess 135 after carbon nanotubes are arranged in the recess 135. Subsequently, the SiO₂ layer is hacked with a conductive material such as W so as to be deposited on the Si single-crystal substrate 131 so as to bury the recess 135. The conductive material layer 137 is so formed as to bury the recess 135 and have a uniform thickness, e.g., 2 μm, in a portion other than the recess 135.

FIGS. 14A to 14I are views showing a method of manufacturing the field emission cold-cathode device shown in FIG. 11A in order of steps.

First, as described previously with reference to FIGS. 10A, 13A, and 13C, a recess 135 is formed by a dry oxidation method on a p-type (100)-oriented Si single-crystal substrate 131 serving as a mold substrate. Subsequently, the surface of the thermal oxide layer 132 is coated with a resist by spin coating, forming a resist layer 133 (FIG. 13A).

Subsequently, a stripper is used to perform processing steps such as exposure and development so as to obtain a plurality of apertures 134, e.g., square apertures of 1 μm side length, in the resist layer 133. The resist layer 133 is then used as a mask to etch the SiO₂ film by using an NH₄F—HF solution mixture (FIG. 13B).

After the resist layer 133 is removed, anisotropic etching is performed by using an aqueous 30 wt % KOH solution, thereby forming a recess 135 having a depth of 0.71 μm in the Si single-crystal substrate 131. Subsequently, the SiO₂ oxide layer is removed by using an NH₄F—HF solution mixture. The recess 135 is formed into an inverse pyramid shape defined by four inclined surfaces that are (111) planes by being etched with the aqueous KOH solution.

Note that the Si single-crystal substrate 131 in which the recess 135 is formed can also be thermally oxidized by a wet oxidation method to form an SiO₂ thermal oxide insulating layer on the entire surface including the recess 135. When this SiO₂ thermal oxide insulating layer is formed, the tip of a conductive projection to be formed by using the recess 135 as a mold can be more sharpened.

Subsequently, carbon nanotubes 136 are arranged on the bottom of the recess 135 (FIG. 13C). For example, as described earlier, carbon nanotubes deposited by a method using an anode electrode (carbon source) and a cathode electrode (collecting member) are dipped in ethanol, and ultrasonic waves are applied to separate the carbon nanotubes from the cathode electrode and disperse the carbon nanotubes in ethanol. Subsequently, the suspension of this ethanol is supplied into the recess 135 and dried.

Consequently, the carbon nanotubes 136 can be arranged on the bottom of the recess 135. Even if carbon nanotubes adhere to a portion outside the recess 135, these carbon nanotubes usually do no harm. If these carbon nanotubes cause any inconvenience, they are removed by an organic solvent after patterning.

As another method of arranging the carbon nanotubes 136 on the bottom of the recess 135, it is also possible to form a graphite electrode near the substrate 131 and deposit carbon nanotubes on the bottom of the recess 135. This method is convenient because carbon nanotubes deposit more easily on the bottom than in the upper portion of the recess.

If it is intended to largely protrude the carbon nanotubes 122 from the tip of the conductive projection 118, an SiO₂ layer is deposited by sputtering on the surface of the recess 135 after carbon nanotubes are arranged in the recess 135. Subsequently, the SiO₂ layer is hacked with a conductive material such as W so as to be deposited on the Si single-crystal substrate 131 so as to bury the recess 135. The conductive material layer 137 is so formed as to bury the recess 135 and have a uniform thickness, e.g., 2 μm, in a portion other than the recess 135.

FIGS. 14A to 14H, the conductive projection 118 (indicated by reference numeral 152 in FIGS. 14D to 14H) of the emitter 115 is formed by using the recess 135. A pyramidal shape with a pointed tip of the recess 135, which is sharpened by the formation of the SiO₂ thermal oxide insulating layer 151 as a mold and therefore succeeds to the plurality of carbon nanotubes 122 (indicated by reference numeral 136 in FIG. 14A) are supported by the tip of the conductive projection 118 while being partially buried in the conductive projection 118. The gate electrode 128 opposes the conductive projection 118 and the carbon nanotubes 122 with a gap between them.

FIG. 15 is an enlarged schematic view showing the tip of a field emission cold-cathode device according to still another embodiment of the present invention. The characteristic feature of this embodiment is that fullerenes 123 are arranged in place of carbon nanotubes on a conductive projection 118. The structural features and the manufacturing method of the fullerenes 123 are the same as those of the fullerenes 17 described earlier.

The structure shown in FIG. 15 can be applied to either of the field emission cold-cathode devices shown in FIGS. 11A and 12. Also, as the manufacturing methods of these applications, the manufacturing methods shown in FIGS. 13A to 13B and FIGS. 14A to 14H can be essentially directly used. That is, it is only necessary to arrange the fullerenes 123 instead of carbon nanotubes in the steps shown in FIGS. 13C and 14A in which the carbon nanotubes are arranged on the bottom of the recess 135.

FIG. 16 is a sectional view showing a flat image display device as one example of a vacuum micro device according to still another embodiment of the present invention.

The display device shown in FIG. 16 is formed by using the field emission cold-cathode device shown in FIG. 12. As shown in FIG. 16, a plurality of gate lines constituting gate electrodes 128 are arranged in a direction perpendicular to the drawing surface, and a plurality of cathode lines constituting a cathode interconnecting layer 116 are arranged in a direction parallel to the drawing surface. Emitter groups each including a plurality of emitters 118 are arranged on the cathode lines in a one-to-one correspondence with pixels. A glass opposing substrate 172 is so disposed as to oppose a glass support substrate 112, and vacuum discharge spaces 173 are formed between the two substrates 112 and 172. The gap between the two substrates 112 and 172 is maintained by peripheral frames and spacers 174. A transparent common electrode or anode electrode 176 and a phosphor layer 178 are formed on the surface of the opposing substrate 172 which opposes the support substrate 112.

In this flat image display device, pixels can be selectively turned on or off by scaling an arbitrary voltage between the gate electrode 128 and the emitter 115 at each pixel via the gate line and the cathode line. That is, a pixel can be selected by selecting matrix driving, e.g., by selecting a gate line in a line sequential manner and applying a predetermined potential to the line and, in synchronization with this potential application, applying a predetermined potential as a selection signal to a cathode line.

When a certain gate line and a certain cathode line are selected and respective predetermined potentials are applied to these lines, only an emitter group at the intersection of the gate line and the cathode line operates. Electrons emitted from the emitter group are attracted by a voltage applied to the anode electrode 176 and reach the phosphor layer 178 in a position corresponding to the selected emitter group, thereby making the phosphor layer 178 emit light.

The display device shown in FIG. 16 is formed by using the field emission cold-cathode device shown in FIG. 12. However, a display device can be similarly formed by using another embodiment, e.g., the field emission cold-cathode device having the emitters 118 made up of the fullerenes 123 further, by using these field emission cold-cathode devices, vacuum micro devices other than display devices, e.g., power converters such as power switching devices can be formed.

In the present invention, emitters are formed by using carbon nanotubes or fullerenes. Therefore, it is possible to provide a field emission cold-cathode device having uniform field emission characteristics, capable of being driven with a low voltage, and also having a high field emission efficiency, and a method of manufacturing the same. The present invention can also provide a field emission cold-cathode device which is readily highly integrated and has a high productivity, and by which a large number of sharp emitters having the same shape can be formed, and a method of manufacturing the same. Especially when carbon nanotubes are used, the aspect ratio of an emitter can be increased.

What is claimed is:

1. A vacuum micro device comprising:
a support member;
an emitter formed on said support member to emit electrons, said emitter comprising a fullerene or a carbon nanotube arranged to cause said emitter to emit electrons with an improved field emission efficiency;
2. A device according to claim 1, wherein said extracting electrode is a gate electrode supported by said support member;
3. A device according to claim 1, wherein said anode electrode is formed in a position on said surrounding member;
4. A device according to claim 1, wherein said anode electrode opposes said emitter.

17. A device according to claim 1, wherein said extracting electrode is an anode electrode formed on said surrounding member where said anode electrode opposes said emitter.

18. An image display device comprising:
a support member;
an emitter formed on said support member to emit electrons, said emitter comprising a fullerene or a carbon nanotube arranged to cause said emitter to emit electrons with an improved field emission efficiency;

19. The device according to claim 18, wherein said vacuum discharge space contains a substance for emitting light due to excitation by electrons emitted from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode,

wherein said carbon nanotube is defined by a cylindrical wall formed by winding a graphite sheet, which essentially includes an array of 6-membered rings of carbon in a direction in which the 6-membered rings has a period substantially of 0.426 nm or 0.738 nm.

20. The device according to claim 19, wherein said substance comprises a phosphor.

21. The device according to claim 19, wherein said substance forms a layer arranged at a position facing said emitter.

10. A device according to claim 1, wherein an end portion of said carbon nanotube is closed with a graphite sheet containing 5-, 6-, and 7-membered rings of carbon.

11. A device according to claim 1, wherein an aspect ratio representing a ratio of height to a bottom diameter of said carbon nanotube forming said emitter is not less than 3 and not more than 1×10³.

12. A device according to claim 11, wherein the aspect ratio is not less than 3 and not more than 1×10³.

13. A device according to claim 1, further comprising a conductive filling layer formed in said carbon nanotube and capable of emitting electrons.

14. A device according to claim 13, wherein said filling layer consists essentially of a material selected from the group consisting of Mo, Ta, W, Cr, Ni, Si, La₂O₃, AlN, GaN, graphite, and diamond.

15. A device according to claim 1, wherein said extracting electrode is a gate electrode supported by said support member.

16. A device according to claim 15, wherein an anode electrode is formed in a position on said surrounding member where said anode electrode opposes said emitter.

17. A device according to claim 1, wherein said extracting electrode is an anode electrode formed on said surrounding member where said anode electrode opposes said emitter.

18. An image display device comprising:
a support member;

an emitter formed on said support member to emit electrons, said emitter comprising a fullerene or a carbon nanotube arranged to cause said emitter to emit electrons with an improved field emission efficiency;

19. The device according to claim 18, wherein said vacuum discharge space contains a substance for emitting light due to excitation by electrons emitted from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode,

wherein said carbon nanotube is defined by a cylindrical wall formed by winding a graphite sheet, which essentially includes an array of 6-membered rings of carbon in a direction in which the 6-membered rings has a period substantially of 0.426 nm or 0.738 nm.

20. The device according to claim 19, wherein said substance comprises a phosphor.

21. The device according to claim 19, wherein said substance forms a layer arranged at a position facing said emitter.

carbon nanotube arranged to cause said emitter to emit electrons with an improved field emission efficiency;

a extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode; and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and

an extracting electrode formed to be spaced apart from said emitter, said emitter emitting electrons due to a potential difference between said emitter and said extracting electrode, and